Institutions
|
About Us
|
Help
|
Gaeilge
0
1000
Home
Browse
Advanced Search
Search History
Marked List
Statistics
A
A
A
Author(s)
Institution
Publication types
Funder
Year
Limited By:
Subject = Analog-to-digital converter (ADC);
3 items found
Sort by
Title
Author
Item type
Date
Institution
Peer review status
Language
Order
Ascending
Descending
25
50
100
per page
Bibtex
CSV
EndNote
RefWorks
RIS
XML
Displaying Results 1 - 3 of 3 on page 1 of 1
Marked
Mark
1-b Observation for Direct-Learning-Based Digital Predistortion of RF Power Amplifiers
(2017)
Wang, Haoyu; Li, Gang; Zhou, Chongbin; Zhu, Anding; et al.
1-b Observation for Direct-Learning-Based Digital Predistortion of RF Power Amplifiers
(2017)
Wang, Haoyu; Li, Gang; Zhou, Chongbin; Zhu, Anding; et al.
Abstract:
In this paper, we propose a low-cost data acquisition approach for model extraction of digital predistortion (DPD) of RF power amplifiers. The proposed approach utilizes only 1-bit resolution analog-to-digital converters (ADCs) in the observation path to digitize the error signal between the input and output signals. The DPD coefficients are then estimated based on the direct learning architecture using the measured signs of the error signal. The proposed solution is proved to be feasible in theory and the experimental results show that the proposed algorithm achieves equivalent performance as that using the conventional method. Replacing high resolution ADCs with 1- bit comparators in the feedback path can dramatically reduce the power consumption and cost of the DPD system. The 1-bit solution also makes DPD become practically implementable in future broadband systems since it is relatively straightforward to achieve an ultra-high sampling speed in data conversion by using only sim...
http://hdl.handle.net/10197/8381
Marked
Mark
Low-Power Analog-to-Digital Converters in Nanometer CMOS for IoT Applications
(2020)
Wang, Hongying
Low-Power Analog-to-Digital Converters in Nanometer CMOS for IoT Applications
(2020)
Wang, Hongying
Abstract:
The ever increasing demands for Internet-of-Things (IoT) networks promote the trend of power-efficient system design at the analog front-end, analog-to-digital converter (ADC), RF transmitter (TX) and digital signal processing (DSP) levels. This is further motivated by the relatively slow development in power storage technology and consumer expectations of long operational and stand-by times. To achieve inexpensive large-scale integration while exploiting improved digital power efficiency, IoT networks are preferably realized in a deep nanoscale CMOS technology. However, it is rather challenging and power-consuming to implement high-performance continuous-time (CT) amplifiers and comparators, which generally are indispensable elements for most conventional ADCs in deep nanometer CMOS given the low intrinsic gain of transistors and reduced supply voltage; therefore, passive and digitally intensive ADC topologies are attractive alternatives in deep nanometer CMOS to improve power effi...
http://hdl.handle.net/10197/11615
Marked
Mark
Oscillator-based ADCs: An exploration of time-mode analog-to-digital conversion
(2019)
Nguyen, Viet; Schembari, Filippo; Staszewski, Robert Bogdan
Oscillator-based ADCs: An exploration of time-mode analog-to-digital conversion
(2019)
Nguyen, Viet; Schembari, Filippo; Staszewski, Robert Bogdan
Abstract:
EBCCSP 2017: 3rd International Conference on Event-Based Control, Communication and Signal Processing, Funchal, Madeira, Portugal, 24-26 May 2017
This paper introduces two novel ideas within the field of time-mode oscillator-based analog-to-digital conversion. In the form of a self-injection-locked ring-oscillator (SILRO), a method is presented to inherently linearise the voltage-to-frequency (V-F) characteristic, while an alternative proposal of an ultra-low-power (ULP), ultra-low-voltage (ULV) VCO-based analog-to-digital converter (ADC) operating in weak-inversion at a supply of 0.2 V is suitable for high power efficiency, direct energy harvesting applications. The ideas are distinctly separate in concept and physical implementation, but through the common platform of Verilog-A behavioural modelling, a unified methodology applicable to both architectures is proposed for system level exploration and performance evaluation.
European Commission Horizon 2020
Science Founda...
http://hdl.handle.net/10197/11029
Displaying Results 1 - 3 of 3 on page 1 of 1
Bibtex
CSV
EndNote
RefWorks
RIS
XML
Item Type
Doctoral thesis (1)
Journal article (1)
Other (1)
Year
2020 (1)
2019 (1)
2017 (1)
built by Enovation Solutions