Institutions | About Us | Help | Gaeilge
rian logo


Mark
Go Back
Modelling and Design of High-Order Phase Locked Loops
Daniels, Brian; Baldwin, Gerard; Farrell, Ronan
In this paper a new stable high order Digital Phase Lock Loop (DPLL) design technique is proposed. This technique uses linear theory to design the DPLL. The stability of the DPLL is guaranteed by placing a restriction on the system gain. This stability boundary is found by transforming the system transfer function to the Z-domain and plotting the root locus of the LPLL for values of gain where all the system poles lie inside the unit circle. The max value of gain where all the poles lie inside the unit circle is the stability boundary. It is shown that the stability boundary of the LPLL is comparable to the stability boundary of the DPLL. Finally where the above Bessel filter system produces slow lock, gear shifting of the DPLL components is considered. This allows the DPLL to start off with a wide loop bandwidth and switch to the narrow bandwidth once the system has locked.
Keyword(s): Electronic Engineering; Digital Phase Lock Loop; Bessel filter; Phase locked loops; Gear shifting
Publication Date:
2005
Type: Journal article
Peer-Reviewed: Yes
Contributor(s): Daniels, Brian; Baldwin, Gerard; Farrell, Ronan; McLoone, Sean
Institution: Maynooth University
Citation(s): Daniels, Brian and Baldwin, Gerard and Farrell, Ronan (2005) Modelling and Design of High-Order Phase Locked Loops. Proceedings of SPIE, 5837. pp. 278-287. ISSN 0277-786X
Publisher(s): SPIE
File Format(s): application/pdf
Related Link(s): http://eprints.maynoothuniversity.ie/575/1/bdaniels.pdf
First Indexed: 2014-09-21 05:16:55 Last Updated: 2018-07-13 06:15:55